IP Resources

Sort by

Synopsys Suggests

55-nm IoT Platform

September 20, 2017

65LPe-Common Platform Datasheet

Broad portfolio of HS, HD and LP memory compilers and a full set of logic libraries optimized for CP 65LPe

7-nm Design Tips for Performance, Power & Area Optimization

April 27, 2017 - Learn how to combine the benefits of 7-nm processes with optimized embedded memories and standard cells to develop the most competitive SoCs.

7-nm Design Tips for Performance, Power & Area Optimization - China

August 08, 2017 - Learn how to combine the benefits of 7-nm processes with optimized embedded memories and standard cells to develop the most competitive SoCs.

7-nm Design Tips for Performance, Power & Area Optimization - Taiwan

August 08, 2017 - Learn how to combine the benefits of 7-nm processes with optimized embedded memories and standard cells to develop the most competitive SoCs.

A Dual-Mode Error-Correcting Code Solution for 50Gbps Ethernet

This paper explains how a common Reed-Solomon Forward Error Correction implementation in the Ethernet physical layer can help SoC designers keep silicon footprint small and power consumption low, ...

A Method to Quickly Assess the Analog Front-End Performance in Communication ...

This white paper outlines a simplified method to determine if the electrical characteristics of any given AFE are adequate for the targeted application such as broadband signal transceivers in the ...