IP Resources

Sort by

Synopsys Suggests

How Synopsys Interface IP and Arm Interoperate to Accelerate System IO and ...

September 15, 2021 - In this webinar, Synopsys and Arm describe how their recent collaboration helps maximize system performance and shorten Arm-based SoC design cycles. Learn how to minimize HPC/data center SoC design...

TU Automotive: Industry Voices: Implementing New Zonal Architecture in ...

September 02, 2021 - The automotive industry is experiencing a shift in electrical/electronic (EE) system architecture which will impact automakers, Tier 1 and Tier 2 suppliers over the next 10 years. The new EE system...

eUSB2 IP解决方案

借助DesignWare® 嵌入式USB 2.0 (eUSB2) PHY、eUSB2中继器、USB数字控制器、 验证IP和IP子系统方面的专业知识,新思科技为设计人员提供了适用于低功耗移 动和消费类产品的USB 2.0 IP解决方案,例如采用业界最先进工艺节点设计的智 能手机、平板电脑、笔记本电脑、游戏和 AR/VR,以及无线设备。

Achronix采用新思科技DesignWare Foundation和接口IP实现高性能计算FPGA流 片的一次性成功

Achronix半导体公司是一家总部位于美国加利福尼亚州圣克拉拉市的无晶圆厂半导体公司,提供基于FPGA的高端数据加速解决方 案,旨在满足高性能、计算密集型和实时处理应用的需求。Achronix是唯一同时提供高性能、高密度独立FPGA和受许可提供eFPGA IP解决方案的供应商。Achronix Speedster ® 7t FPGA和Speedcore™ eFPGA ...

Synopsys Enables First-Pass Silicon Success for Achronix's New FPGA for Data ...

August 24, 2021 - Synopsys Design, Verification and Silicon IP Solutions Reduce Design Risk and Accelerate Time-to-Market Synopsys, Inc. today announced that Achronix Semiconductor Corporation achieved first-pass ...

How IP-Enabled SoC Design Is Driving Growth Across All Aspects of Dynamic and...

The use of silicon-proven IP is a well-established practice in the world of chip design. In fact, this timesaving and quality-enhancing method to develop complex systems-on-chip (SoCs) is being ...

DesignWare ARC EM22FS Safety Processor

The DesignWare ARC EM22FS Safety Processor simplifies development of safety-critical applications and accelerates ISO 26262 certification of automotive system-on-chips (SoCs). The ASIL D compliant ...

What Is a Multi-Die Design--and What's Driving Its Growing Popularity?

The semiconductor industry’s relentless drive to achieve increasingly aggressive power, performance, and area (PPA) targets is being further pushed by some burgeoning applications. Indeed, ...

ChipEstimate: Protecting Data over PCIe & CXL in Cloud Computing

August 10, 2021 - Learn about the security modules for protecting data in high-performance computing SoCs that use the PCIe 5.0 or CXL 2.0 protocols.

Why Processor Workloads Are Changing as Moore’s Law Slows

There’s plenty of healthy debate on how valid Moore’s law remains today. But there’s no denying that the predictable doubling of chip performance every couple of years that has guided the ...