IP Resources

Sort by

Synopsys Suggests

ARC HS4x and HS4xD CPUs: New Dual-Issue Architecture Boosts Embedded ...

This white paper describes the Synopsys DesignWare® ARC® HS4x and HS4xD series of licensable CPU cores.

Saving Power in a UFS Implementation Leveraging MIPI M-PHY and UniPro

The JEDEC Universal Flash Storage (UFS) has become the mobile storage standard of choice for today’s high-end smartphones and tablets mainly due to the specification’s performance and power ...

The Basics of Foundation IP for Automotive ICs

Understand the functional safety, reliability and quality standards for automotive ICs, and how embedded memories and logic libraries can influence your product’s success.

Assessing ESD Sensitivity of Interface IP Using Charged Device Model

This white paper describes the CDM ESD event and explains how IC designers can obtain actual CDM voltage levels of an SoC using the peak current level measured during the interface IP CDM ...

Three Power Saving Techniques Using PCI Express IP

This paper uses PCI Express IP as an example to describe three power saving techniques and how designers are using the protocol’s and design tools’ power management features to deliver ...

Software Development Kits (SDKs) for Proprietary Processors

Using ASIP Designer to generate an SDK minimizes the effort and cost of SDK development, maximizes SDK capabilities, and allows the design team to focus their efforts on architectural optimizations.

High Performance and Scalable Sensor Connectivity with MIPI I3C

This paper describes the MIPI I3C specification and its key benefits for a seamless transition from I2C to I3C.

Securing the Internet of Things Using Hardware Rooted Processor Security - An...

This paper can help you decide on the optimal mix of features and best tradeoffs to make for your specific IoT device that will result in a secure architecture that can be efficiently implemented.

Foundation IP for 7nm FinFETs: Design and Implementation

Learn about the challenges of IP design and implementation for 7nm FinFETs. Along with the performance and area benefits that the node brings, designers must understand the significant technical ...

Optimizing LPDDR4 Performance and Power with Multi-Channel Architectures

This white paper explains how LPDDR4 is different from all previous JEDEC DRAM specifications.