IP Resources

Sort by

Synopsys Suggests

GPIOs: Critical IP for Automotive Functional Safety Applications

This white paper describes some of the commonly used safety mechanisms in an automotive-ready GPIO library suite, and system integrators can implement safety mechanisms to detect the faults in GPIO...

Flexible USB4-based Interface IP Solution for AI at the Edge

Simplified Chinese: This white paper describes a flexible USB4-based IP solution for edge AI accelerators and SoCs. The IP solution can be used with multiple types of hosts by supporting legacy ...

Flexible USB4-based Interface IP Solution for AI at the Edge

Traditional Chinese: This white paper describes a flexible USB4-based IP solution for edge AI accelerators and SoCs. The IP solution can be used with multiple types of hosts by supporting legacy ...

Driving Change: The Importance of ASIL Compliant Certified IP in Automotive ...

Synopsys ARC Functional Safety Processors go through stringent procedures with multiple checks and balances, as defined by the ISO 26262, to help designers ease integration into their automotive SoCs.

Adding Differentiating Value and Reducing IP Integration Time for Your SoC

By providing a full range of pre-validated IP prototyping solutions, SDKs, and complete IP subsystems, the IP supplier can play a significant role in enabling the SoC design team to focus on the ...

Flexible USB4-based Interface IP Solution for AI at the Edge

This white paper describes a flexible USB4-based IP solution for edge AI accelerators and SoCs. The IP solution can be used with multiple types of hosts by supporting legacy PCIe 4.0, USB4, USB 3.x...

Mitigating Risks in Automotive IP and SoC with Safety Mechanisms

April 28, 2021 - This white paper discusses faults and detectability by a safety mechanism, safety mechanism types and attributes, and how safety mechanism effectiveness is evaluated.

A Single Data Line Using Time Division Multiplexing (TDM) for Digital Audio ...

This white paper outlines the TDM audio interface and highlights the Synopsys DesignWare IP for AMBA with Time Division Multiplexed (TDM) Audio Interface capabilities for digital audio transmission...

Jitter Budgeting for Clock Distribution Networks in High-Speed PHYs and SerDes

This paper presents a simple but practically precise estimation of periodic single-tone power supply induced jitter (PSIJ) for MOS clock buffer chains. The estimation is algebraically simple for ...

Distributed Development of IP and SoC in Compliance with Automotive ISO 26262

This whitepaper explains the intricacies of a Development Interface Agreement, how it fits in the development flow, and outlines the typical activities during a distributed development process.