IP Resources

Sort by

Synopsys Suggests

DesignWare IP Prototyping Kits for PCI Express 2.1 Controllers

The DesignWare® IP Prototyping Kits, part of the IP Accelerated initiative, center around a complete, out-of-the-box reference design that consists of a validated IP configuration and necessary ...

DesignWare IP Prototyping Kits for USB 3.0 Host and Device

The DesignWare® IP Prototyping Kits, part of the IP Accelerated initiative, center around a complete, out-of-the-box reference design that consists of a validated IP configuration and necessary ...

DesignWare IP Prototyping Kit for Ethernet Quality of Service (QoS)

The DesignWare® IP Prototyping Kits, part of the IP Accelerated initiative, center around a complete, out-of-the-box reference design that consists of a validated IP configuration and necessary SoC...

DesignWare DDR5/4 Controller IP Datasheet

DesignWare® DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area., supporting JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs

DesignWare DDR5/4 PHY IP Datasheet

The Synopsys DesignWare® DDR5/4 PHY is a complete physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring high-performance DDR5/4 SDRAM interfaces...

DesignWare DDR5/4 Controller IP Datasheet

DesignWare® LPDDR5/4/4X Controller is a next generation controller optimized for power, latency, bandwidth, and area, supporting JEDEC standard LPDDR5, LPDDR4, and LPDDR4X SDRAMs.

DesignWare LPDDR5/4/4X PHY IP Datasheet

The DesignWare LPDDR5/4/4X PHY is Synopsys’ physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) and system- in-package applications requiring high-performance ...

DesignWare IP Prototyping Kits for SATA 6G Host and Device

The DesignWare® IP Prototyping Kits, part of the IP Accelerated initiative, center around a complete, out-of-the-box reference design that consists of a validated IP configuration and necessary ...

DesignWare IP Prototyping Kits for HDMI 2.0

With a proven reference design for the IP, designers can be instantly productive, enabling them to accelerate the integration of IP into their target SoC, optimize the IP configuration, and develop...

DesignWare IP Prototyping Kits for MIPI CSI-2 Host and Device

To meet your exact IP prototyping needs, IP Prototyping Kits for MIPI CSI-2 Host and Device allows the target IP core to be implemented on a Synopsys FPGA-based prototyping system using a 32-bit ...