July 15, 2009 - High-Quality DesignWare IP for PCI Express 3.0 Delivers 8.0 GT/s for High-Performance Enterprise Computing Systems
March 21, 2011 - High-performance 10/12-bit ADCs and 14-bit DACs Enable Easy Integration into Broadband Wireless and Wireline Communication SoCs
March 26, 2012 - Integrated, Configurable Hardware and Software Solution Enables "Drop-in" Audio Functionality Supporting Latest Audio Standards
August 14, 2008 - Proven Interoperability Lowers Risk of Integrating PCI-SIG I/O Virtualization Technology into Enterprise Computing SoCs
February 25, 2009 - Customized Report to Help Designers Verify DDR3/2 Timing Budgets and Ensure Electrical Signaling Robustness
September 09, 2009 - DesignWare DDR3/2 PHY and Controller IP Address Both Performance and Low Power Enhancements Planned for the DDR3 SDRAM Standard
August 14, 2020 - This video features the DesignWare MIPI C-PHY/D-PHY IP interoperating with an image sensor in C-PHY mode up to 3.5 Gsps per trio and D-PHY mode up to 4.5 Gbps per lane, available in FinFET ...
June 18, 2019 - In this webinar, Truphone & Synopsys describe the crucial concerns around security, simplicity and reliable connectivity to create a truly scalable solution for secure, global mobile IoT deployments.
January 16, 2020 - Today’s signal processing applications such as RADAR/LiDAR, sensor fusion, and baseband communications processing require massive parallel processing capabilities that traditional DSPs cannot ...
January 28, 2021 - Learn how high-performance computing (HPC) SoC designers leverage SerDes-based USR/XSR or parallel-based HBI die-to-die PHY IP solutions to identifying known good dies.