IP Resources

Sort by

Synopsys Suggests

Peraso Achieves First-Pass Silicon Success for 60 GHz WiGig Baseband SoC with...

Synopsys’ DesignWare IP, virtual and hardware-based prototyping solutions, and Synopsys Professional Services offered a complete portfolio of proven solutions, making it possible for Peraso to work...

PLSense Achieves 0.45V Operation with Sub-Threshold Technology Implemented on...

Using the ARC EM5D processor-based Smart Data Fusion IP Subsystem and MetaWare Development Toolkit, PLSense quickly and easily integrated their design and achieved first-pass silicon success.

Processor Designer's Automated Flow Enabled Rioch to Quickly Develop a Custom...

Processor Designer automated the design process generating both a software development tool flow and RTL for Ricoh.

Siano Achieves First-Pass Silicon Success for Mobile Digital TV Receiver ...

By leveraging the ARC extension and augmenting the ARC processors with a large set of accelerators in combination with the ARC XY DSP functionality, Siano was able to quickly implement a small and ...

Siglead Achieves First-Pass Silicon Success for SSD Controller IC with ...

Siglead selected the ARC 625 processor for its excellent performance, reliability and high degree of flexibility, as well as Synopsys’ SATA 6G IP due to its cutting-edge technology implementation, ...

Starblaze Technology Achieves Volume Production of SSD Controller SoC With ...

Starblaze Technology’s STAR1000 is an enterprise storage SSD controller designed to deliver maximum flexibility and high performance with minimal power consumption while meeting new security ...

Yamaha's XMP-1 DSP Doubles Functionality While Taping Out Six Months Early ...

With Processor Designer Yamaha doubled functionality for their high definition sound generator, developing it in just one year, including the entire software development toolchain, while reducing ...

Yokogawa Achieves Industry's Fastest Programmable Logic Controller ...

Yokogawa developed a high performance application specific embedded processor using Processor Designer to automate the design and implementation process.