IP Resources

Sort by

Synopsys Suggests

Successful PCI Express Design at 32GT/s

July 19, 2018 - Learn how to accelerate your move to 32GT/s PCIe designs while managing the latency, throughput, power, and area requirements.

Synopsys New Ultra Low-Power Non-Volatile Memory IP Cuts Power by 90 Percent ...

November 20, 2013 - DesignWare Multiple-Time Programmable NVM IP Reduces System Costs for Wireless and RFID / NFC Tag Applications

Synopsys' New Silicon-Proven DesignWare USB 3.0 and USB 2.0 femtoPHY IP Cut ...

April 29, 2014 - Small Footprint PHYs on 14/16-nm FinFET and 28-nm Processes Reduce Silicon Cost for Consumer, Mobile, Storage and Networking Applications

Synopsys Unveils Industry's First Complete PCI Express 4.0 IP Solution

May 22, 2014 - High-Quality DesignWare PHY, Controller and Verification IP for PCI Express Architecture Doubles Performance to 16 GT/s for Enterprise SoC Designs

Synopsys Announces Immediate Availability of Broad Portfolio of ...

April 07, 2015 - DesignWare IP on TSMC 16FF+ Processes Enables Designers to Accelerate Development of Mobile and Enterprise SoCs

Synopsys Announces Industry's Lowest Power PCI Express 3.1 IP Solution for ...

May 21, 2015 - Silicon-Proven, Compliant DesignWare IP Cuts Active Power Consumption to Less than 5 mW/Gb/Lane and Standby Power to Less than 10 uW/Lane

Synopsys and Cypherbridge Accelerate TLS Record Processing for IoT ...

February 18, 2016 - Combination of Cypherbridge uSSL SDK and DesignWare SSL/TLS/DTLS Security Protocol Accelerator Speeds Software Development

Synopsys Optimizes DesignWare IP for PCI Express 4.0 Architecture to Reduce ...

June 21, 2016 - New Enhanced PCI Express IP Supports 16 GT/s and Latest Specification, Targeting High-Performance Applications

Synopsys Foundation IP Meets Stringent Automotive AEC-Q100 Grade 1 ...

September 21, 2016 - DesignWare Logic Libraries and Embedded Memories Accelerate Development and Qualification of Automotive SoCs

Synopsys Enhances ARC Data Fusion Subsystem with New Audio and ...

April 20, 2017 - DesignWare IP Subsystem Integrates New Audio/Voice/Speech and I3C Hardware and Software to Address Expanding Processing Requirements of Secure, Multi-Sensor SoCs