IP Resources

Sort by

Synopsys Suggests

ULSee Real-Time Facial Recognition & Liveness Detection System using ARC EV62...

October 25, 2019 - ULSee demonstrates their UL100 AI module, which integrates DesignWare ARC EV62 Processor IP, performing real-time facial recognition with very low power consumption.

Ultra Low-Power 9D Sensor Fusion Implementation White Paper

Learn how to implement a power-efficient 9D fusion algorithm on an IP subsystem: a processor core that is augmented with hardware accelerators.

UMC 28HLP-Duet Embedded Memories and Logic Libraries Datasheet

broad portfolio of HS, high-density and LP memory compilers and a full set of logic libraries optimized for UMC 28HLP

UMC 28HPC-Duet Embedded Memories and Logic Libraries Datasheet

Broad portfolio of HS, high-density and LP memory compilers and a full set of logic libraries optimized for UMC 28HPC

UMC 40LP-Duet Embedded Memories and Logic Libraries Datasheet

Broad portfolio of HS, HD and LP memory compilers and a full set of logic libraries optimized for UMC 40LP

UMC 40ULP - Duet Embedded Memories and Logic Libraries Datasheet

Broad portfolio of HS, high-density and LP memory compilers and a full set of logic libraries optimized for UMC's 40ULP

UMC and Synopsys Collaborate to Develop DesignWare IP for 28-nanometer ...

October 11, 2011 - Collaboration on Embedded Memory and Logic Library for UMC’s Enhanced Poly SiON HLP Process Enables Creation of High-Performance, Low-Power SoCs

Understanding Clock Jitter Effects on Data Converter Performance and How to ...

This white paper shows that the characteristics of the sampling clock may determine the system performance, and that their effect is independent of the data converter that is being used in the ...

Understanding the Fundamentals of PCI Express

The objective of this whitepaper is to equip the reader with a broad understanding of PCI Express and the design challenges essential to successful PCIe implementation.